Class d amplification circuit
US-2024267007-A1 · Aug 8, 2024 · US
US8970307B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8970307-B2 |
| Application number | US-201313741571-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 15, 2013 |
| Priority date | Jul 30, 2009 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Techniques for monitoring and controlling bias current of amplifiers are described. In an exemplary design, an apparatus may include an amplifier and a bias circuit. The amplifier may include at least one transistor coupled to an inductor. The bias circuit may generate at least one bias voltage for the at least one transistor in the amplifier to obtain a target bias current for the amplifier. The bias circuit may generate the at least one bias voltage based on a voltage across the inductor in the amplifier, or a current through a current mirror formed with one of the at least one transistor in the amplifier, or a gate-to-source voltage of one of the at least one transistor in the amplifier, or a voltage in a replica circuit replicating the amplifier, or a current applied to the amplifier with a switched mode power supply disabled.
Opening claim text (preview).
What is claimed is: 1. An apparatus comprising: an amplifier comprising first and second transistors coupled in a stack; a sensing circuit coupled to the second transistor in the amplifier and to measure a gate-to-source voltage, Vgs, of the second transistor; and a bias circuit coupled to at least one transistor among the first and second transistors and to generate at least one bias voltage for the at least one transistor based on the measured Vgs voltage of the second trans…
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.