Electronic device based on multilayer thin film and method for manufacturing the same using a three-dimensional structure
US-2024309503-A1 · Sep 19, 2024 · US
Semiconductor memory device having plural cell capacitors stacked on one another and manufacturing method thereof
US8969935B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8969935-B2 |
| Application number | US-201213439423-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 4, 2012 |
| Priority date | Apr 4, 2011 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Disclosed herein is a device that includes a semiconductor substrate having a first area, a plurality of cell transistors arranged on the first area of the semiconductor substrate, and a plurality of cell capacitors each coupled to an associated one of the cell transistors, the cell capacitors being provided so as to overlap with one another on the first area.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor memory device comprising: a semiconductor substrate having a first area; a plurality of cell transistors arranged on the first area of the semiconductor substrate; a plurality of cell capacitors, each of the cell capacitors including a lower electrode, an upper electrode covering the lower electrode, and a capacitor insulating film provided between the lower electrode and upper electrode, the lower electrode being electrically connected t…
Assignees
Inventors
Classifications
Electricity · mapped topic
- H10D1/714Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8969935B2 cover?
- Disclosed herein is a device that includes a semiconductor substrate having a first area, a plurality of cell transistors arranged on the first area of the semiconductor substrate, and a plurality of cell capacitors each coupled to an associated one of the cell transistors, the cell capacitors being provided so as to overlap with one another on the first area.
- Who is the assignee on this patent?
- Uchiyama Hiroyuki, Ps4 Luxco Sarl
- What technology area does this patent fall under?
- Primary CPC classification H10D1/714. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).