Continuous gate and fin spacer for advanced integrated circuit structure fabrication
US-2024038578-A1 · Feb 1, 2024 · US
US8969930B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8969930-B2 |
| Application number | US-201113321886-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 6, 2011 |
| Priority date | Apr 7, 2010 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A gate stack structure comprises an isolation dielectric layer formed on and embedded into a gate. A sidewall spacer covers opposite side faces of the isolation dielectric layer, and the isolation dielectric layer located on an active region is thicker than the isolation dielectric layer located on a connection region. A method for manufacturing the gate stack structure comprises removing part of the gate in thickness, the thickness of the removed part of the gate on the active region is greater than the thickness of the removed part of the gate on the connection region so as to expose opposite inner walls of the sidewall spacer; forming an isolation dielectric layer on the gate to cover the exposed inner walls. There is also provided a semiconductor device and a method for manufacturing the same. The methods can reduce the possibility of short-circuit occurring between the gate and the second contact hole and can be compatible with the dual-contact-hole process.
Opening claim text (preview).
What is claimed is: 1. A gate stack structure, comprising: a gate dielectric layer formed on an active region and on a connection region in a substrate; a gate formed on the gate dielectric layer; and a sidewall spacer surrounding the gate dielectric layer and the gate; wherein the gate stack structure further comprising: an isolation dielectric layer formed on the gate, and wherein the sidewall spacer covers opposite side faces of the isolation dielectric layer, and the…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.