Optoelectronic component and method for producing same
US-12176444-B2 · Dec 24, 2024 · US
US8969869B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8969869-B2 |
| Application number | US-94416010-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 11, 2010 |
| Priority date | Nov 13, 2009 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An integrated circuit wafer and integrated circuit dice are provided. The integrated circuit wafer includes a wafer substrate, a plurality of integrated circuits, a plurality of test-keys, an isolation film, and a plurality of ditches. The integrated circuits are disposed on the wafer substrate in matrix. The test-keys are respectively disposed between the adjacent integrated circuits. The isolation film covers at least one side of the integrated circuits on the wafer substrate. The ditches extend downwardly from the surface of the isolation film and are disposed between the integrated circuit and the adjacent test-key. The integrated circuit die includes a wafer substrate, an integrated circuit disposed on the wafer substrate, and an isolation film covering at least one side of the integrated circuit on the wafer substrate, wherein the side walls of the wafer substrate and the isolation film are respectively smooth walls. The side wall of the wafer substrate is substantially vertical.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit wafer, comprising: a wafer substrate; a plurality of integrated circuits disposed on the wafer substrate in matrix; a plurality of test-keys respectively disposed between the adjacent integrated circuits; an isolation film covering at least one side of the integrated circuits on the wafer substrate; and a plurality of ditches extending downwardly from a surface of the isolation film between the integrated circuit and the adjacen…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.