NAND string containing self-aligned control gate sidewall cladding

US8969153B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8969153-B2
Application numberUS-201313932060-A
CountryUS
Kind codeB2
Filing dateJul 1, 2013
Priority dateJul 1, 2013
Publication dateMar 3, 2015
Grant dateMar 3, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of making a NAND string includes forming a tunnel dielectric over a semiconductor channel, forming a charge storage layer over the tunnel dielectric, forming a blocking dielectric over the charge storage layer, and forming a control gate layer over the blocking dielectric. The method also includes patterning the control gate layer to form a plurality of control gates separated by trenches, and reacting a first material with exposed sidewalls of the plurality of control gates to form self aligned metal-first material compound sidewall spacers on the exposed sidewalls of the plurality of control gates.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of making a NAND string, comprising: forming a tunnel dielectric over a semiconductor channel; forming a charge storage layer over the tunnel dielectric; forming a blocking dielectric over the charge storage layer; forming a control gate layer over the blocking dielectric; patterning the control gate layer to form a plurality of control gates separated by trenches, wherein the step of patterning the control gate layer comprises a first etchi…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8969153B2 cover?
A method of making a NAND string includes forming a tunnel dielectric over a semiconductor channel, forming a charge storage layer over the tunnel dielectric, forming a blocking dielectric over the charge storage layer, and forming a control gate layer over the blocking dielectric. The method also includes patterning the control gate layer to form a plurality of control gates separated by trenc…
Who is the assignee on this patent?
Sandisk Technologies Inc, Sandisk Technologies Inc
What technology area does this patent fall under?
Primary CPC classification H10D30/6891. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).