Multiple top-of-rack (TOR) switches connected to a network virtualization device
US-12086625-B2 · Sep 10, 2024 · US
Asynchronous pipelined interconnect architecture with fanout support
US8964795B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8964795-B2 |
| Application number | US-47574409-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 1, 2009 |
| Priority date | Jun 1, 2009 |
| Publication date | Feb 24, 2015 |
| Grant date | Feb 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Circuits comprising an asynchronous programmable interconnect with fan out support that include a multi-port switch and a first and second buffer-switch circuit, and methods of forming such circuits, are provided. Additional circuits and methods are disclosed.
First claim
Opening claim text (preview).
What is claimed is: 1. A circuit comprising: a multi-port switch point to be used in a switch block or a connection block to couple to one or more logical blocks, the multi-port switch point comprising a plurality of ports; a first buffer-switch circuit comprising a first buffer circuit; a first number of input switch-boxes to programmably couple the ports to an input of the first buffer circuit; a first number of output switch-boxes to programmably couple an output of the…
Assignees
Inventors
Classifications
- H04L49/25Primary
Electricity · mapped topic
Electricity · mapped topic
- H04L49/3063Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8964795B2 cover?
- Circuits comprising an asynchronous programmable interconnect with fan out support that include a multi-port switch and a first and second buffer-switch circuit, and methods of forming such circuits, are provided. Additional circuits and methods are disclosed.
- Who is the assignee on this patent?
- Manohar Rajit, Kelly Clinton W, Ekanayake Virantha, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification H04L49/25. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Feb 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).