Delivery time windows for low latency communications
US-12156157-B2 · Nov 26, 2024 · US
US8964594B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8964594-B2 |
| Application number | US-201414149029-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 7, 2014 |
| Priority date | May 30, 2008 |
| Publication date | Feb 24, 2015 |
| Grant date | Feb 24, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of and a network processor unit for processing of packets in a network, the network processor comprising: communication interface configured to receive and transmit packets; at least one processing means for processing packets or parts thereof; an embedded switch configured to switch packets between the communication interface and the processing means; and wherein the embedded switch is configured to analyze a received packet and to determine whether the packet should be dropped or not; if the packet should not be dropped, the switch is configured to store the received packet, to send a first part of the packet to the processing means for processing thereof, to receive the processed first part of the packet from the processing means, and to transmit the processed first part of the packet.
Opening claim text (preview).
The invention claimed is: 1. A network processor unit for processing packets, the network processor unit comprising: an interface configured to receive and transmit packets; at least one processor for processing packets or parts of the packets; a switch configured to switch packets between the interface and the at least one processor; a traffic manager configured to communicate with the interface and the switch; and a buffer included in the switch, the buffer configured to…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.