Program verify word line ramping delay for lower current consumption mode
US-2024395343-A1 · Nov 28, 2024 · US
Architecture for 3-D NAND memory
US8964474B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8964474-B2 |
| Application number | US-201213524872-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 15, 2012 |
| Priority date | Jun 15, 2012 |
| Publication date | Feb 24, 2015 |
| Grant date | Feb 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Apparatuses are described that include stacked arrays of memory cell strings and their methods of operation. Apparatuses include architectures that reduce the use of several common components, allowing greater device density and smaller device size for a given semiconductor area.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: a plurality of stacked arrays, including: memory strings of a first array of memory cell strings coupled between a first source and a first data line; memory strings of a second array of memory cell strings coupled between a second source and a second data line; a shared data detector coupled to both the first data line and the second data line; and a first switch coupled between the first data line and the shared data dete…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C16/0483Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8964474B2 cover?
- Apparatuses are described that include stacked arrays of memory cell strings and their methods of operation. Apparatuses include architectures that reduce the use of several common components, allowing greater device density and smaller device size for a given semiconductor area.
- Who is the assignee on this patent?
- Morooka Midori, Tanaka Tomoharu, Micron Technology Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C16/0483. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).