Page buffer performing memory operation
US-2024274171-A1 · Aug 15, 2024 · US
US8963532B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8963532-B2 |
| Application number | US-201414222861-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 24, 2014 |
| Priority date | Jun 27, 2011 |
| Publication date | Feb 24, 2015 |
| Grant date | Feb 24, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Example reference current distribution circuitry described herein include current mirrors having resistive elements of varying sizes between gate nodes of sense amplifier transistors along a voltage distribution line. Examples of counter coupling capacitances which may be coupled to the gate nodes of sense amplifier transistors are also described.
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: a conductive line including a resistance value which varies along a length of the conductive line; a plurality of sensing circuits coupled to the conductive line, each of the plurality of sensing circuits including a respective sensing transistor and a respective switch coupled to a drain of the respective sensing transistor and wherein the respective switch is configured to switch in accordance with a control signal; and a capa…
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.