Circuit assembly
US-2024371747-A1 · Nov 7, 2024 · US
US8963286B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8963286-B2 |
| Application number | US-201213465605-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 7, 2012 |
| Priority date | May 9, 2011 |
| Publication date | Feb 24, 2015 |
| Grant date | Feb 24, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A finger metal oxide metal (MOM) capacitor includes an outer conducting structure defined in a plurality of metal layers and a plurality of via layers of an integrated circuit. First and second side portions include a plurality of first and second finger sections extending in the plurality of metal layers and first and second hole vias connecting the first and second finger sections, respectively. A middle portion connects the first and second side portions. An inner conducting structure is defined in the plurality of metal layers and the plurality of via layers of the integrated circuit. A plurality of “T”-shaped sections are defined in the plurality of metal layers and third hole vias connecting the plurality of “T”-shaped sections. Middle portions of the plurality of “T”-shaped sections extend towards the middle portion and between the first side portion and the second side portion of the outer conducting structure.
Opening claim text (preview).
What is claimed is: 1. A finger metal oxide metal (MOM) capacitor, comprising: an outer conducting structure defined in a plurality of metal layers and a plurality of via layers of an integrated circuit, the outer conducting structure including: a first side portion including a plurality of first finger sections extending in the plurality of metal layers and first hole vias connecting the first finger sections; a second side portion including a plurality of second finger sectio…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.