Memory devices having source lines directly coupled to body regions and methods
US-2024386966-A1 · Nov 21, 2024 · US
Partitioned erase and erase verification in non-volatile memory
US8958249B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8958249-B2 |
| Application number | US-201414195282-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 3, 2014 |
| Priority date | Mar 4, 2013 |
| Publication date | Feb 17, 2015 |
| Grant date | Feb 17, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A set of memory cells can be erased by individually erasing portions of the set in order to normalize the erase behavior of each memory cell and provide more consistent erase rates. An erase voltage pulse can be applied to the set of memory cells with a first group of cells biased for erase and a second group biased to inhibit erase. The erase depth is made shallower as the device is cycled more.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of operating non-volatile storage, the method comprising: erasing a group of non-volatile storage elements that are arranged as NAND strings; programming a set of the non-volatile storage elements in the group after erasing the group; determining erase-state to A-state fails in the set of the non-volatile storage elements after the programming; establishing a dynamic erase depth for erasing the group of non-volatile storage elements based on t…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C16/14Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8958249B2 cover?
- A set of memory cells can be erased by individually erasing portions of the set in order to normalize the erase behavior of each memory cell and provide more consistent erase rates. An erase voltage pulse can be applied to the set of memory cells with a first group of cells biased for erase and a second group biased to inhibit erase. The erase depth is made shallower as the device is cycled more.
- Who is the assignee on this patent?
- Sandisk Technologies Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C16/14. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 17 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).