Methods of manufacturing semiconductor devices
US-2024332030-A1 · Oct 3, 2024 · US
US8956972B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8956972-B2 |
| Application number | US-201214351828-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 12, 2012 |
| Priority date | Oct 14, 2011 |
| Publication date | Feb 17, 2015 |
| Grant date | Feb 17, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for manufacturing a semiconductor thick metal structure includes a thick metal deposition step, a metal patterning step, and a passivation step. In the thick metal deposition step, a Ti—TiN laminated structure is used as an anti-reflection layer to implement 4 μm metal etching without residue. In the metal patterning step, N 2 is used for the protection of a sidewall to implement on a 4 μm metal concave-convex structure a tilt angle of nearly 90 degrees, and a main over-etching step is added to implement the smoothness of the sidewall of the 4 μm metal concave-convex structure. A half-filled passivation filling structure is used to implement effective passivation protection of 1.5 um metal gaps having less than 4 um of metal thickness. Manufacturing of the 4 μm thick metal structure having a linewidth/gap of 1.5 μm/1.5 μm is finally implemented.
Opening claim text (preview).
What is claimed is: 1. A method of manufacturing of a semiconductor thick metal structure, comprising: a thick metal deposition step comprising: depositing a barrier layer, a metal layer, and an anti-reflection layer on a surface of a semiconductor chip, wherein the metal layer has a thickness of 3.5 μm to 4.5 μm; the anti-reflection layer comprises a titanium layer and a titanium nitride layer; a metal patterning step comprising: coating a photoresist layer on the anti-reflecti…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.