Decoder, decoding method, memory controller, and memory system
US-2024429941-A1 · Dec 26, 2024 · US
Interleaving method and deinterleaving method
US8953703B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8953703-B2 |
| Application number | US-201214130381-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 23, 2012 |
| Priority date | Jul 25, 2011 |
| Publication date | Feb 10, 2015 |
| Grant date | Feb 10, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Bit permutation to bits of a codeword is performed such that: at least one spatial-multiplexing block is made up of bits from B/2 different cyclic-blocks; each constellation word of the at least one spatial-multiplexing block is made up of bits from B t /2 different cyclic blocks, B t being the number of bits of the constellation word; and each of the bit pairs of the constellation word is made up of bits from a common one of the B t /2 different cyclic blocks.
First claim
Opening claim text (preview).
The invention claimed is: 1. An interleaving method performed by a transmitter for a communication system with spatial multiplexing over T transmit antennas employing quasi-cyclic low-density parity-check codes, T being an integer greater than 1, the interleaving method being used for applying bit permutation to bits of a codeword of a quasi-cyclic low-density parity-check code in order to generate a plurality of constellation words of at least one spatial-multiplexing block from…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
- H03M13/116Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8953703B2 cover?
- Bit permutation to bits of a codeword is performed such that: at least one spatial-multiplexing block is made up of bits from B/2 different cyclic-blocks; each constellation word of the at least one spatial-multiplexing block is made up of bits from B t /2 different cyclic blocks, B t being the number of bits of the constellation word; and each of the bit pairs of the constellation word is mad…
- Who is the assignee on this patent?
- Petrov Mihail, Panasonic Corp
- What technology area does this patent fall under?
- Primary CPC classification H03M13/116. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Feb 10 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).