Method For Compensating Resistance Of Signal Lines Of Gate Driving Circuits And Liquid Crystal Panel Applying The Same
US-2015379951-A1 · Dec 31, 2015 · US
Capacity load drive device and liquid crystal display device using the same
US8952940B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8952940-B2 |
| Application number | US-68208908-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 10, 2008 |
| Priority date | Oct 10, 2007 |
| Publication date | Feb 10, 2015 |
| Grant date | Feb 10, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A capacity load drive device 1 includes: a logic portion 11 generating a binary logic signal IN; and a driver portion 13 determining, based on a predetermined mode switching signal MODE, whether to generate a binary drive signal or ternary drive signal from the logic signal IN and applying binary or ternary drive signals X 1 to Xm generated according to the determination, to an end of a capacity load (liquid crystal cell).
First claim
Opening claim text (preview).
What is claimed is: 1. A capacity load drive device comprising: a logic portion arranged to generate a binary logic signal; and a driver portion being fed with a drive voltage, the logic signal, a predetermined mode switching signal, and a clock signal, the driver portion determining, based on the mode switching signal, whether to generate a binary drive signal or a ternary drive signal from the logic signal and arranged to apply to one end of a capacity load the binary or terna…
Assignees
Inventors
Classifications
- G09G3/3622Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8952940B2 cover?
- A capacity load drive device 1 includes: a logic portion 11 generating a binary logic signal IN; and a driver portion 13 determining, based on a predetermined mode switching signal MODE, whether to generate a binary drive signal or ternary drive signal from the logic signal IN and applying binary or ternary drive signals X 1 to Xm generated according to the determination, to an end of a …
- Who is the assignee on this patent?
- Nakatani Yoshiyuki, Nakashima Takayuki, Rohm Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G09G3/3622. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 10 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).