Integrated physical coding sublayer and forward error correction in networking applications
US-2015381312-A1 · Dec 31, 2015 · US
Systems and methods for trapping set disruption
US8949696B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8949696-B2 |
| Application number | US-201313770030-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 19, 2013 |
| Priority date | Feb 19, 2013 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data decoding including utilization of different scaling values on a portion by portion basis during the data decoding.
First claim
Opening claim text (preview).
What is claimed is: 1. A data processing system, the data processing system comprising: a data decoder circuit operable to apply a data decode algorithm to a decoder input to yield a decoded output, wherein the decoder input includes at least a first portion and a second portion; and wherein applying the data decoding algorithm to the decoder input includes: determining a first condition associated with the first portion; determining a second condition associated with the sec…
Assignees
Inventors
Classifications
Electricity · mapped topic
- G11B20/1833Primary
Physics · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8949696B2 cover?
- The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data decoding including utilization of different scaling values on a portion by portion basis during the data decoding.
- Who is the assignee on this patent?
- Lsi Corp
- What technology area does this patent fall under?
- Primary CPC classification G11B20/1833. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).