Parallel Processing Of Data
US-2024338235-A1 · Oct 10, 2024 · US
US8949569B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8949569-B2 |
| Application number | US-11196808-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 30, 2008 |
| Priority date | Apr 30, 2008 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for facilitating direct memory access in a computing system in response to a request to transfer data is provided. The method comprises selecting a thread for transferring the data, wherein the thread executes on a processing core within the computing system; providing the thread with the request, wherein the request comprises information for carrying out a data transfer; and transferring the data according to the request. The method may further comprise: coordinating the request with a memory management unit, such that virtual addresses may be used to transfer data; invalidating a cache line associated with the source address or flushing a cache line associated with the destination address, if requested. Multiple threads can be selected to transfer data based on their proximity to the destination address.
Opening claim text (preview).
What is claimed is: 1. A method for facilitating direct memory access, the method comprising: an application submitting a request to a data movement software to transfer data from a virtual source memory address to a virtual destination memory address, wherein the application is executed on a first core among a plurality of cores in a multi-core processor chip, wherein the first core is associated with a first on-chip cache exclusively dedicated to the first core, wherein at l…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.