Multi-precision digital compute-in-memory deep neural network engine for flexible and energy efficient inferencing
US-12079733-B2 · Sep 3, 2024 · US
Cross-point resistive-based memory architecture
US8949567B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8949567-B2 |
| Application number | US-201313777137-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 26, 2013 |
| Priority date | Feb 26, 2013 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A plurality of addressable memory tiles each comprise one or more cross-point arrays. Each array comprises a plurality of non-volatile resistance-change memory cells. A controller is configured to couple to the array and to a host system. The controller is configured to perform receiving, from the host system, one or more data objects each having a size equal to a predetermined logical block size, and storing the one or more data objects in a corresponding integer number of one or more of the memory tiles.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus, comprising: a plurality of addressable memory tiles each comprising one or more cross-point arrays, each array comprising a plurality of non-volatile resistance-change memory cells; and a controller configured to couple to the array and to a host system, the controller configured to perform: receiving, from the host system, one or more data objects each having a size equal to a predetermined logical block size; and storing the one or more…
Assignees
Inventors
Classifications
- G06F12/0238Primary
Physics · mapped topic
- G06F12/00Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8949567B2 cover?
- A plurality of addressable memory tiles each comprise one or more cross-point arrays. Each array comprises a plurality of non-volatile resistance-change memory cells. A controller is configured to couple to the array and to a host system. The controller is configured to perform receiving, from the host system, one or more data objects each having a size equal to a predetermined logical block si…
- Who is the assignee on this patent?
- Seagate Technology Llc
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0238. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).