Processing engine for complex atomic operations
US-9218204-B2 · Dec 22, 2015 · US
Management of ownership control and data movement in shared-memory systems
US8949549B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8949549-B2 |
| Application number | US-32462808-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 26, 2008 |
| Priority date | Nov 26, 2008 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method to exchange data in a shared memory system includes the use of a buffer in communication with a producer processor and a consumer processor. The cache data is temporarily stored in the buffer. The method includes for the consumer and the producer to indicate intent to acquire ownership of the buffer. In response to the indication of intent, the producer, consumer, buffer are prepared for the access. If the consumer intends to acquire the buffer, the producer places the cache data into the buffer. If the producer intends to acquire the buffer, the consumer removes the cache data from the buffer. The access to the buffer, however, is delayed until the producer, consumer, and the buffer are prepared.
First claim
Opening claim text (preview).
What is claimed is: 1. A method to exchange cache data and control information between processors in a cache based shared memory system, the cache based shared memory system having a plurality of processors including at least a producer and a consumer operating in a producer-consumer idiom, wherein the producer and the consumer are each in communication with a buffer configured to temporarily store the cache data and control information while conveying the cache data and control in…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G06F9/526Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8949549B2 cover?
- A method to exchange data in a shared memory system includes the use of a buffer in communication with a producer processor and a consumer processor. The cache data is temporarily stored in the buffer. The method includes for the consumer and the producer to indicate intent to acquire ownership of the buffer. In response to the indication of intent, the producer, consumer, buffer are prepared f…
- Who is the assignee on this patent?
- Harper Iii David T, Callahan Ii Charles David, Microsoft Corp
- What technology area does this patent fall under?
- Primary CPC classification G06F9/526. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).