Information processing system and information processing method
US-2024380982-A1 · Nov 14, 2024 · US
Data reception circuit, data reception apparatus, information processing system, and data reception method
US8949490B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8949490-B2 |
| Application number | US-201313768493-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 15, 2013 |
| Priority date | Mar 8, 2012 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Disclosed herein is a data reception circuit including a clock generation block configured to divide a first clock based on clock information, the first clock being the clock of a transmission stream targeted to transmit video data between apparatuses, the clock information indicating a cyclical relationship between the first clock and a second clock serving as the clock of predetermined data, the clock generation block further outputting the divided clock as the second clock.
First claim
Opening claim text (preview).
What is claimed is: 1. A data reception circuit comprising, a clock generation block configured to divide a first clock based on clock information, said first clock being the clock of a transmission stream targeted to transmit video data between apparatuses, said clock information indicating a cyclical relationship between said first clock and a second clock serving as the clock of predetermined data, said clock generation block further outputting the divided clock as said second…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8949490B2 cover?
- Disclosed herein is a data reception circuit including a clock generation block configured to divide a first clock based on clock information, the first clock being the clock of a transmission stream targeted to transmit video data between apparatuses, the clock information indicating a cyclical relationship between the first clock and a second clock serving as the clock of predetermined data, …
- Who is the assignee on this patent?
- Sony Corp
- What technology area does this patent fall under?
- Primary CPC classification H04N5/06. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).