Automatic compilation method and framework for generating a layout of integrated memory-compute circuit
US-2024403527-A1 · Dec 5, 2024 · US
Modeling gate transconductance in a sub-circuit transistor model
US8949083B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8949083-B2 |
| Application number | US-201113194644-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 29, 2011 |
| Priority date | Jul 29, 2011 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method for modeling a transistor includes providing a transistor model having at least a source node, a drain node, and a gate node, simulating operation of a device using the transistor model in a computing apparatus, and generating an offset voltage at the gate node depending on a magnitude of a current passing through the device.
First claim
Opening claim text (preview).
We claim: 1. A method for modeling a transistor, comprising: providing a transistor model for the transistor having at least a source node, a drain node, a gate node, and a gate transconductance node coupled to the gate node; simulating operation of a device including the transistor using the transistor model in a computing apparatus; and during the simulating, generating an offset voltage at the gate transconductance node depending on a magnitude of a current passing through…
Assignees
Inventors
Classifications
- G06F30/367Primary
Physics · mapped topic
- G06F17/5036Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8949083B2 cover?
- A method for modeling a transistor includes providing a transistor model having at least a source node, a drain node, and a gate node, simulating operation of a device using the transistor model in a computing apparatus, and generating an offset voltage at the gate node depending on a magnitude of a current passing through the device.
- Who is the assignee on this patent?
- Feng Jia, Wu Zhi-Yuan, Bansal Juhi, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F30/367. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).