Display panel and display device
US-2024404436-A1 · Dec 5, 2024 · US
Display device
US8947418B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8947418-B2 |
| Application number | US-201113989492-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 5, 2011 |
| Priority date | Nov 25, 2010 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A display device in which low power consumption is realized without lowering an aperture ratio is provided. A liquid crystal capacitive element Clc is sandwiched between a pixel electrode 20 and an opposite electrode 80 . The pixel electrode 20 , one end of a first switch circuit 22 , one end of a second switch circuit 23 and a first terminal of a second transistor T 2 form an internal node N 1 . The other terminals of the first switch circuit 22 and the second switch circuit 23 are connected to a source line SL. The second switch circuit 23 is a series circuit composed of a first transistor T 1 and a diode D 1 . A control terminal of the first transistor T 1 , a second terminal of the second transistor T 2 and one end of a boost capacitive element Cbst form an output node N 2 . The other end of the boost capacitive element Cbst and the control terminal of the second transistor T 2 are connected to a boost line BST and a reference line REF, respectively. The diode D 1 has a rectifying function from the source line SL to the internal node N 1.
First claim
Opening claim text (preview).
The invention claimed is: 1. A display device having a pixel circuit array comprising a plurality of pixel circuits arranged in a row direction and a column direction, respectively, wherein each of the pixel circuits has: a display element part including a unit display element; an internal node composing a part of the display element part, for holding a pixel data voltage applied to the display element part; a first switch circuit; a second switch circuit; and a control circuit in…
Assignees
Inventors
Classifications
- G09G3/3648Primary
Physics · mapped topic
- G09G3/3618Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8947418B2 cover?
- A display device in which low power consumption is realized without lowering an aperture ratio is provided. A liquid crystal capacitive element Clc is sandwiched between a pixel electrode 20 and an opposite electrode 80 . The pixel electrode 20 , one end of a first switch circuit 22 , one end of a second switch circuit 23 and a first terminal of a second transistor T 2 form an internal …
- Who is the assignee on this patent?
- Nakano Fumiki, Ueda Naoki, Yamauchi Yoshimitsu, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G09G3/3648. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).