Data bus signal conditioner and level shifter
US-2024396554-A1 · Nov 28, 2024 · US
Clock gater with independently programmable delay
US8947124B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8947124-B2 |
| Application number | US-201414178477-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 12, 2014 |
| Priority date | Feb 15, 2013 |
| Publication date | Feb 3, 2015 |
| Grant date | Feb 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An integrated circuit device comprising first circuitry including first logic devices and a clock tree for distributing a clock signal to the first logic devices and second circuitry comprising second logic devices, a first clock gater and a second clock gater. The first and second clock gaters comprise a programmable delay circuit.
First claim
Opening claim text (preview).
What is claimed is: 1. An integrated circuit device comprising: first circuitry comprising first logic devices and a clock tree configured to distribute a clock signal to the first logic devices; and second circuitry comprising second logic devices, a first clock gater and a second clock gater, wherein each of the first and second clock gaters comprises a programmable delay circuit including a plurality of delay elements, each element configured to impose a different amount of…
Assignees
Inventors
Classifications
- H03K19/0175Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8947124B2 cover?
- An integrated circuit device comprising first circuitry including first logic devices and a clock tree for distributing a clock signal to the first logic devices and second circuitry comprising second logic devices, a first clock gater and a second clock gater. The first and second clock gaters comprise a programmable delay circuit.
- Who is the assignee on this patent?
- Advanced Micro Devices Inc
- What technology area does this patent fall under?
- Primary CPC classification H03K19/0175. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).