Epitaxial substrate for electronic device comprising a high resistance single crystal substrate on a low resistance single crystal substrate, and method of manufacturing

US8946863B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8946863-B2
Application numberUS-201013388804-A
CountryUS
Kind codeB2
Filing dateAug 2, 2010
Priority dateAug 4, 2009
Publication dateFeb 3, 2015
Grant dateFeb 3, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An epitaxial substrate for electronic devices, in which current flows in a lateral direction and of which warpage configuration is properly controlled, and a method of producing the same. The epitaxial substrate for electronic devices is produced by forming a bonded substrate by bonding a low-resistance Si single crystal substrate and a high-resistance Si single crystal substrate together; forming a buffer as an insulating layer on a surface of the bonded substrate on the high-resistance Si single crystal substrate side; and producing an epitaxial substrate by epitaxially growing a plurality of III-nitride layers on the buffer to form a main laminate. The resistivity of the low-resistance Si single crystal substrate is 100 Ω·cm or less, and the resistivity of the high-resistance Si single crystal substrate is 1000 Ω·cm or more.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method of producing an epitaxial substrate for electronic devices, comprising the steps of: forming a bonded substrate by bonding a low-resistance Si single crystal substrate and a high-resistance Si single crystal substrate together; forming a buffer as an insulating layer on a surface of the bonded substrate on the high-resistance Si single crystal substrate side; and producing an epitaxial substrate by epitaxially growing a plurality of III-nitride layers on the buffer to form a main laminate, wherein a lateral direction is a current flow direction in the epitaxial substrate, the resistivity of the low-resistance Si single crystal substrate is 100 Ω·cm or less, the resistivity of the high-resistance Si single crystal substrate is 1000 Ω·cm or more, an impurity element of the low-resistance Si single crystal substrate is boron, and the high-resistance Si single crystal substrate has a thickness of more than 10 μm, and a thickness of the low-resistance Si single crystal substrate is ten times or more than the thickness of the high-resistance Si single crystal substrate. 2. The method of producing an epitaxial substrate for electronic devices according to claim 1 , wherein the step of forming the bonded substrate is performed by bonding the low-resistance Si single crystal substrate and the high-resistance Si single crystal substrate with a Si oxide film. 3. The method of producing an epitaxial substrate for electronic devices according to claim 1 , wherein the buffer layer comprises cyclically stacked first and second layers. 4. An epitaxial substrate for electronic devices, comprising: a substrate having a low-resistance Si single crystal substrate, a high-resistance Si single crystal substrate arranged above the low-resistance Si single crystal substrate, and a Si oxide film provided between the low-resistance Si single crystal substrate and the high-resistance Si single crystal substrate; a buffer as an insulating layer, arranged on the high-resistance Si single crystal substrate; and a main laminate formed by epitaxially growing a plurality of III-nitride layers on the buffer, wherein a lateral direction is a current flow direction in the epitaxial substrate, the resistivity of the low-resistance Si single crystal substrate is 100 Ω·cm or less, the resistivity of the high-resistance Si single crystal substrate is 1000 Ω·cm or more, and an impurity element of the low-resistance Si single crystal substrate is boron, and the high-resistance Si single crystal substrate has a thickness of more than 10 μm, and a thickness of the low-resistance Si single crystal substrate is ten times or more than the thickness of the high-resistance Si single crystal substrate. 5. The epitaxial substrate for electronic devices according to claim 4 , wherein the buffer has a superlattice structure or a graded composition structure. 6. The epitaxial substrate for electronic devices according to claim 4 , wherein the buffer has a C concentration of 1×10 18 atoms/cm 3 or more.

Assignees

Inventors

Classifications

  • Nitrides · CPC title

  • being insulating materials · CPC title

  • Silicon, silicon germanium or germanium · CPC title

  • characterised by treatments done before the formation of the materials · CPC title

  • by direct semiconductor to semiconductor bonding · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8946863B2 cover?
An epitaxial substrate for electronic devices, in which current flows in a lateral direction and of which warpage configuration is properly controlled, and a method of producing the same. The epitaxial substrate for electronic devices is produced by forming a bonded substrate by bonding a low-resistance Si single crystal substrate and a high-resistance Si single crystal substrate together; form…
Who is the assignee on this patent?
Ikuta Tetsuya, Hino Daisuke, Sakamoto Ryo, and 2 more
What technology area does this patent fall under?
Primary CPC classification H10D30/475. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).