Selective cuts to remove predicted interconnect bulging regions
US-2024419882-A1 · Dec 19, 2024 · US
Hierarchical finite state machine generation for power state behavior in an electronic design
US8943451B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8943451-B2 |
| Application number | US-201113167415-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 23, 2011 |
| Priority date | Jun 23, 2010 |
| Publication date | Jan 27, 2015 |
| Grant date | Jan 27, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The invention provides techniques and apparatuses for generating a hierarchical representation of the power behavior of an electronic design. In some implementations, a flat finite state machine, representing the power behavior of an electronic design is extracted from the power specification for the electronic design. Subsequently, a hierarchical finite state machine representation for the power behavior is generated from the flat finite state machine, the power specification and the logical specification.
First claim
Opening claim text (preview).
What is claimed is: 1. A method comprising: generating, by a computing system, a flat finite state machine representation of at least a portion of an electronic design based, at least in part, on power state information described in a power specification of the electronic design; identifying, by the computing system, relationships between power states, between transitions associated with the power states, or between at least one of the power states and at least one of the transi…
Assignees
Inventors
Classifications
- G06F30/398Primary
Physics · mapped topic
- G06F17/5081Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8943451B2 cover?
- The invention provides techniques and apparatuses for generating a hierarchical representation of the power behavior of an electronic design. In some implementations, a flat finite state machine, representing the power behavior of an electronic design is extracted from the power specification for the electronic design. Subsequently, a hierarchical finite state machine representation for the pow…
- Who is the assignee on this patent?
- Dwivedi Pankaj Kumar, Srivastava Amit, Kakkar Sachin, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F30/398. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).