Viterbi decoding device and method for decoding a signal produced by a convolutional encoder
US-9294134-B2 · Mar 22, 2016 · US
US8943392B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8943392-B2 |
| Application number | US-201213669447-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 6, 2012 |
| Priority date | Nov 6, 2012 |
| Publication date | Jan 27, 2015 |
| Grant date | Jan 27, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A decoding system suitable for Viterbi decoding includes a decoder that includes a state metrics array, a butterfly unit, and a constraint length multiplexer. The state metrics array includes registers in which each register is arranged to store a state metric for processing. The butterfly unit includes an array of butterfly elements where each butterfly element is arranged to generate intermediate state metrics in parallel with other butterfly elements in the butterfly unit. The constraint length multiplexer unit is arranged to generate new state metrics in response to the intermediate state metrics and a Viterbi constraint length value stored in a constraint length register. Transition bits can also be generated in response to the constraint length.
Opening claim text (preview).
What is claimed is: 1. A processor, comprising a state metrics array having registers in which each register is arranged to store a state metric for processing; a butterfly unit that includes an array of butterfly elements wherein each butterfly element is arranged to generate intermediate state metrics in parallel with other butterfly elements in the butterfly unit; wherein each butterfly element is arranged to generate intermediate transition bits in parallel with other butt…
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.