User-space emulation framework for heterogeneous soc design
US-2024004776-A1 · Jan 4, 2024 · US
Prioritizing stall/reason data into priority information stream over PC/data trace
US8943369B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8943369-B2 |
| Application number | US-201213396001-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 14, 2012 |
| Priority date | Feb 21, 2011 |
| Publication date | Jan 27, 2015 |
| Grant date | Jan 27, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An electronic tracing process includes packing both stall ( 215 ) and reason ( 219 ) data into a single high priority timing information stream. An integrated circuit includes an electronic processor ( 110 ), and a tracing circuit ( 120 ) operable to pack both stall and events data into a single timing information stream. Other circuits, processes and systems are also disclosed.
First claim
Opening claim text (preview).
What is claimed is: 1. An electronic tracing process comprising: packing both stall and reason data into a single high priority timing information stream, and selectively prioritizing the stall and reason data into the single high priority timing information stream over PC trace and data trace, wherein the PC trace includes program flow activity and the data trace includes a trace of instruction bus data and data bus data for tracing load/store data accesses.…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F11/3636Primary
Physics · mapped topic
Physics · mapped topic
- G06F11/3476Primary
Physics · mapped topic
- G06F11/3466Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8943369B2 cover?
- An electronic tracing process includes packing both stall ( 215 ) and reason ( 219 ) data into a single high priority timing information stream. An integrated circuit includes an electronic processor ( 110 ), and a tracing circuit ( 120 ) operable to pack both stall and events data into a single timing information stream. Other circuits, processes and systems are also disclosed.
- Who is the assignee on this patent?
- Bansal Kanika Ghai, Mandal Dipan Kumar, Cooper Gary A, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F11/3636. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).