Disaggregating a memory side cache data array and cache controller
US-2024211400-A1 · Jun 27, 2024 · US
Distributed cache arrangement
US8943271B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8943271-B2 |
| Application number | US-36350509-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 30, 2009 |
| Priority date | Jun 12, 2008 |
| Publication date | Jan 27, 2015 |
| Grant date | Jan 27, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Systems and methods that aggregate memory capacity of multiple computers into a single unified cache, via a layering arrangement. Such layering arrangement is scalable to a plurality of machines and includes a data manager component, an object manager component and a distributed object manager component, which can be implemented in a modular fashion. Moreover, the layering arrangement can provide for an explicit cache tier (e.g., cache-aside architecture) that applications are aware about, wherein decision are made explicitly which objects to put/remove in such applications (as opposed to an implicit cache wherein application do not know the existence of the cache).
First claim
Opening claim text (preview).
What is claimed is: 1. A computer-implemented system comprising at least one processor and at least one machine-readable storage medium storing instructions executable by the at least one processor to implement: a distributed object manager component configured to aggregate memory capacity distributed among a plurality of nodes to form a unified cache; receiving from an application, which uses the cache for storage of data for the application, one or more requests to store objec…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F12/0813Primary
Physics · mapped topic
- G06F12/0811Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8943271B2 cover?
- Systems and methods that aggregate memory capacity of multiple computers into a single unified cache, via a layering arrangement. Such layering arrangement is scalable to a plurality of machines and includes a data manager component, an object manager component and a distributed object manager component, which can be implemented in a modular fashion. Moreover, the layering arrangement can provi…
- Who is the assignee on this patent?
- Krishnaprasad Muralidhar, Nori Anil K, Muralidhar Subramanian, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0813. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).