Array substrate, display panel, spliced display panel and display driving method
US-12033571-B2 · Jul 9, 2024 · US
Shift register
US8942339B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8942339-B2 |
| Application number | US-201314034150-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 23, 2013 |
| Priority date | Mar 12, 2007 |
| Publication date | Jan 27, 2015 |
| Grant date | Jan 27, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A shift register is disclosed, which can prevent malfunctioning of device by decreasing the load on a discharging voltage source line, and can decrease a size of stage. The shift register comprises a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises a pull-up switching unit controlled based on a signal state of node, and connected between the output terminal and any one among a plurality of clock transmission lines to transmit the clock pulses provided with sequential phase differences; and a node controller to control the signal state of node, and to discharge the node by using the clock pulse from any one among the plurality of clock transmission line.
First claim
Opening claim text (preview).
The invention claimed is: 1. A shift register comprising a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises: a pull-up switching unit controlled based on a signal state of a node, and connected between an output terminal and any one among a plurality of clock transmission lines to transmit clock pulses provided with sequential phase differences; and a node controller to control the signal state of th…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8942339B2 cover?
- A shift register is disclosed, which can prevent malfunctioning of device by decreasing the load on a discharging voltage source line, and can decrease a size of stage. The shift register comprises a plurality of stages to sequentially output scan pulses through respective output terminals, wherein each of the stages comprises a pull-up switching unit controlled based on a signal state of node,…
- Who is the assignee on this patent?
- Lg Display Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G11C19/28. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).