Display panel including dual gate thin film transistor

US8941576B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8941576-B2
Application numberUS-201213429871-A
CountryUS
Kind codeB2
Filing dateMar 26, 2012
Priority dateNov 4, 2011
Publication dateJan 27, 2015
Grant dateJan 27, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel includes a gate driver connected to a gate line, where the gate driver includes a plurality of stages, where each of the stages includes at least one dual gate thin film transistor having a first control terminal and a second control terminal, and where each of the stages receives a clock signal, a first low voltage, a second low voltage, at least one transmission signal of previous stages, at least two transmission signals of subsequent stages and an output control signal from one of the stages to output a gate voltage including a gate-on voltage and a gate-off voltage.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel comprising: a gate driver connected to a gate line, wherein the gate driver comprises a plurality of stages, wherein each of the stages comprises at least one dual gate thin film transistor having a first control terminal and a second control terminal which respectively receive one of a carry signal of one of the subsequent stages and an inverter signal of the one of the previous stages, and wherein each of the stages receives a clock s…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8941576B2 cover?
A display panel includes a gate driver connected to a gate line, where the gate driver includes a plurality of stages, where each of the stages includes at least one dual gate thin film transistor having a first control terminal and a second control terminal, and where each of the stages receives a clock signal, a first low voltage, a second low voltage, at least one transmission signal of prev…
Who is the assignee on this patent?
Kang Shin Tack, Kim Kyung-Hee, Kim Beom Jun, and 6 more
What technology area does this patent fall under?
Primary CPC classification G09G3/3674. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).