56 Gbps PAM4 driver module for Mach Zehnder modulator
US-9742498-B1 · Aug 22, 2017 · US
Capacitive digital to analog and analog to digital converters
US8941529B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8941529-B2 |
| Application number | US-15063208-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 30, 2008 |
| Priority date | Sep 8, 2005 |
| Publication date | Jan 27, 2015 |
| Grant date | Jan 27, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A circuit including an amplifier. The circuit includes N capacitances that include first ends and second ends. The first ends communicate with an input of the amplifier. A first switch is configured to selectively connect the input of the amplifier to a reference potential during a first phase. N switches are configured to connect each of the second ends of the N capacitances to a voltage input, the reference potential and a voltage reference and selectively connect each of the second ends of the N capacitances to one of a voltage input, the reference potential and a voltage reference during a second phase. The first and second phases are non-overlapping.
First claim
Opening claim text (preview).
What is claimed is: 1. A circuit comprising: an amplifier; N capacitances that include i) first ends that communicate with an input of the amplifier and ii) second ends; a first switch configured to selectively connect the input of the amplifier to a reference potential during a first phase; and N switches configured to: connect each of the second ends of the N capacitances to a voltage input, the reference potential and a voltage reference; and selectively connect each o…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8941529B2 cover?
- A circuit including an amplifier. The circuit includes N capacitances that include first ends and second ends. The first ends communicate with an input of the amplifier. A first switch is configured to selectively connect the input of the amplifier to a reference potential during a first phase. N switches are configured to connect each of the second ends of the N capacitances to a voltage input…
- Who is the assignee on this patent?
- Sutardja Sehat, Marvell World Trade Ltd
- What technology area does this patent fall under?
- Primary CPC classification H03M1/682. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).