Enhancement-mode GaN MOSFET with low leakage current and improved reliability

US8940593B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8940593-B2
Application numberUS-201314091606-A
CountryUS
Kind codeB2
Filing dateNov 27, 2013
Priority dateJan 30, 2010
Publication dateJan 27, 2015
Grant dateJan 27, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An enhancement-mode GaN MOSFET with a low leakage current and an improved reliability is formed by utilizing a SiO 2 /Si 3 N 4 gate insulation layer on an AlGaN (or InAlGaN) barrier layer. The Si 3 N 4 portion of the SiO 2 /Si 3 N 4 gate insulation layer significantly reduces the formation of interface states at the junction between the gate insulation layer and the barrier layer, while the SiO 2 portion of the SiO 2 /Si 3 N 4 gate insulation layer significantly reduces the leakage current.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of forming a transistor comprising: Forming a channel layer including GaN; forming a barrier layer, the barrier layer including AlGaN; forming a lower transition layer touching the barrier layer forming a layer of Si 3 N 4 that touches the lower transition layer on the lower side of the Si 3 N 4 , wherein the Si 3 N 4 layer and the barrier layer share anions to produce the lower transition layer; an upper transition layer touching the Si 3 N…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8940593B2 cover?
An enhancement-mode GaN MOSFET with a low leakage current and an improved reliability is formed by utilizing a SiO 2 /Si 3 N 4 gate insulation layer on an AlGaN (or InAlGaN) barrier layer. The Si 3 N 4 portion of the SiO 2 /Si 3 N 4 gate insulation layer significantly reduces the formation of interface states at the junction between the gate insulation layer and the barrier layer, while the …
Who is the assignee on this patent?
Nat Semiconductor Corp, Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification H10D64/01358. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 27 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).