Method for memory storage and access
US-2024126640-A1 · Apr 18, 2024 · US
Data storage device with intermediate ECC stage
US8938656B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8938656-B2 |
| Application number | US-201213618313-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 14, 2012 |
| Priority date | Sep 14, 2012 |
| Publication date | Jan 20, 2015 |
| Grant date | Jan 20, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A data storage device includes a non-volatile memory and a controller including a first error correction coding (ECC) engine configured to generate a first codeword corresponding to data to be stored at the non-volatile memory. The data storage device also includes a second ECC engine coupled to the controller and to the non-volatile memory. The second ECC engine is configured to receive a representation of the first codeword from the controller and to perform a decode operation of the representation of the first codeword to correct transmission errors prior to storage of the data in the non-volatile memory.
First claim
Opening claim text (preview).
What is claimed is: 1. A data storage device comprising: a non-volatile memory; a controller including a first error correction coding (ECC) engine configured to generate a first codeword corresponding to data to be stored at the non-volatile memory; and a second ECC engine coupled to the controller and to the non-volatile memory, wherein the second ECC engine is configured to receive a representation of the first codeword from the controller and to perform a decode operation…
Assignees
Inventors
Classifications
- G06F11/1012Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8938656B2 cover?
- A data storage device includes a non-volatile memory and a controller including a first error correction coding (ECC) engine configured to generate a first codeword corresponding to data to be stored at the non-volatile memory. The data storage device also includes a second ECC engine coupled to the controller and to the non-volatile memory. The second ECC engine is configured to receive a repr…
- Who is the assignee on this patent?
- Liu Tao, Sandisk Technologies Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F11/1012. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 20 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).