Victim cache that supports draining write-miss entries
US-2024264952-A1 · Aug 8, 2024 · US
US8938587B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8938587-B2 |
| Application number | US-201313739525-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 11, 2013 |
| Priority date | Jan 11, 2013 |
| Publication date | Jan 20, 2015 |
| Grant date | Jan 20, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A coherent attached processor proxy (CAPP) that participates in coherence communication in a primary coherent system on behalf of an attached processor external to the primary coherent system tracks delivery of data to destinations in the primary coherent system via one or more entries in a data structure. Each of the one or more entries specifies with a destination tag a destination in the primary coherent system to which data is to be delivered from the attached processor. In response to initiation of recovery operations for the CAPP, the CAPP performs data recovery operations, including transmitting, to at least one destination indicated by the destination tag of one or more entries, an indication of a data error in data to be delivered to that destination from the attached processor.
Opening claim text (preview).
What is claimed is: 1. A coherent attached processor proxy (CAPP), comprising: transport logic having a first interface configured to support communication with a system fabric of a primary coherent system and a second interface configured to support communication with an attached processor (AP) including a cache memory that holds copies of memory blocks belonging to a coherent address space of the primary coherent system; snooper logic that services snooped memory access reques…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.