Low-power high-performance clock path architecture
US-2024393824-A1 · Nov 28, 2024 · US
Frequency scaling of variable speed systems for fast response and power reduction
US8937511B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8937511-B2 |
| Application number | US-201213681737-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 20, 2012 |
| Priority date | Nov 22, 2011 |
| Publication date | Jan 20, 2015 |
| Grant date | Jan 20, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A system including a plurality of amplifiers configured to generate a clock signal having a frequency. The clock signal is input to a processor. The amplifiers are connected in series. An output of a last one of the amplifiers is fed back to an input of a first one of the amplifiers. Each of the amplifiers has a transconductance. A frequency adjustment module is configured to adjust, based on an activity level of the processor, the frequency of the clock signal by adjusting the transconductance of the amplifiers.
First claim
Opening claim text (preview).
What is claimed is: 1. A system comprising: a plurality of amplifiers configured to generate a clock signal having a frequency, wherein the clock signal is input to a processor, wherein the amplifiers are connected in series, wherein an output of a last one of the amplifiers is fed back to an input of a first one of the amplifiers, and wherein each of the amplifiers has a transconductance; and a frequency adjustment module configured to adjust, based on an activity le…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8937511B2 cover?
- A system including a plurality of amplifiers configured to generate a clock signal having a frequency. The clock signal is input to a processor. The amplifiers are connected in series. An output of a last one of the amplifiers is fed back to an input of a first one of the amplifiers. Each of the amplifiers has a transconductance. A frequency adjustment module is configured to adjust, based on a…
- Who is the assignee on this patent?
- Marvell World Trade Ltd
- What technology area does this patent fall under?
- Primary CPC classification G06F1/08. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 20 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).