User-space emulation framework for heterogeneous soc design
US-2024004776-A1 · Jan 4, 2024 · US
Method and apparatus for filtering trace information
US8935577B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8935577-B2 |
| Application number | US-201213596886-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 28, 2012 |
| Priority date | Aug 28, 2012 |
| Publication date | Jan 13, 2015 |
| Grant date | Jan 13, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In a processing system comprising a plurality of data processors at an integrated circuit die, each data processor has a local debug module. In response to acquiring data trace information based upon a corresponding local filtering criteria, the local debug modules transmit their data trace information to a global resource from each of the local debug modules for further filtering by a common filtering criteria.
First claim
Opening claim text (preview).
What is claimed is: 1. A method comprising: storing filtering information, including a filter address range, at a storage location; receiving a plurality of trace information from a plurality of debug modules of a processing system that has a processing system address range, each debug module providing trace information for a different data processor based upon a filtering criteria that is local to that debug module; and applying a common filtering criteria to each trace infor…
Assignees
Inventors
Classifications
- G06F11/3636Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8935577B2 cover?
- In a processing system comprising a plurality of data processors at an integrated circuit die, each data processor has a local debug module. In response to acquiring data trace information based upon a corresponding local filtering criteria, the local debug modules transmit their data trace information to a global resource from each of the local debug modules for further filtering by a common f…
- Who is the assignee on this patent?
- Miller Gary L, Maiolani Mark, Freescale Semiconductor Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F11/3636. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 13 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).