Tracing using configurable reflection chaining
US-2024411664-A1 · Dec 12, 2024 · US
Correlating traces in a computing system
US8935574B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8935574-B2 |
| Application number | US-201113328512-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 16, 2011 |
| Priority date | Dec 16, 2011 |
| Publication date | Jan 13, 2015 |
| Grant date | Jan 13, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus, processor, and method for synchronizing trace data. A processor includes multiple cores, and each core operates at a different local clock frequency. A global clock is distributed to each core, and a timestamp is generated using the global clock and the local clock. The timestamp and a local clock saturation value are included in each trace entry, and the local clock saturation value is equal to the ratio between the local clock and the global clock. The trace entries from separate cores are time-correlated in a post-processing phase based on the timestamp and local clock saturation values.
First claim
Opening claim text (preview).
What is claimed is: 1. An integrated circuit comprising a plurality of functional units, wherein each functional unit is configured to: operate responsive to a local clock, wherein each local clock is independent of local clocks corresponding to other functional units; and generate a plurality of trace entries, wherein each trace entry comprises trace data and synchronization data, and wherein the synchronization data enables trace entries from separate functional units to be ti…
Assignees
Inventors
Classifications
- G06F11/3466Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8935574B2 cover?
- An apparatus, processor, and method for synchronizing trace data. A processor includes multiple cores, and each core operates at a different local clock frequency. A global clock is distributed to each core, and a timestamp is generated using the global clock and the local clock. The timestamp and a local clock saturation value are included in each trace entry, and the local clock saturation va…
- Who is the assignee on this patent?
- Bedwell Ryan D, Cooper Elizabeth M, Rentschler Eric M, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F11/3466. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 13 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).