PatentsDB

Microprocessor with multicore processor power credit management feature

US8935549B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8935549-B2
Application numberUS-201113157498-A
CountryUS
Kind codeB2
Filing dateJun 10, 2011
Priority dateJun 30, 2010
Publication dateJan 13, 2015
Grant dateJan 13, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A microprocessor includes an input that receives an indication of the amount of instantaneous power being supplied to the microprocessor by an external power source. The microprocessor includes a plurality of processing cores that each receive the indication from the input and responsively determine an amount of energy consumed by the microprocessor during a preceding period. The period is a predetermined length of time. Each processing core operates at a frequency above a predetermined frequency in response to determining that the amount of energy consumed by the microprocessor during the preceding period is less than a predetermined amount of energy. The predetermined frequency may be: a frequency at which all the cores can operate over the predetermined length of time without the microprocessor consuming more than the predetermined amount of energy, or alternatively the maximum frequency at which system software may request the two or more processing cores to operate.

First claim

Opening claim text (preview).

We claim: 1. A microprocessor, comprising: an input, configured to receive an indication of an amount of instantaneous power being supplied to the microprocessor by an external power source; and a plurality of processing cores on a microprocessor package, wherein each processing core is configured with adaptive power throttling logic to: receive the indication from the input and responsively determine, independently of each other of the plurality of processing cores, an amount…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

View patent family 45400663

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Get alerts for this patentView on Google Patents

Request deeper analysis

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8935549B2 cover?
A microprocessor includes an input that receives an indication of the amount of instantaneous power being supplied to the microprocessor by an external power source. The microprocessor includes a plurality of processing cores that each receive the indication from the input and responsively determine an amount of energy consumed by the microprocessor during a preceding period. The period is a pr…
Who is the assignee on this patent?
Henry G Glenn, Gaskins Darius D, Gaskins Stephan, and 1 more
What technology area does this patent fall under?
Primary CPC classification G06F1/3203. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 13 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).