Chip packaging method, chip packaging module, and embedded substrate chip packaging structure
US-2024413138-A1 · Dec 12, 2024 · US
US8934249B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8934249-B2 |
| Application number | US-201213610891-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 12, 2012 |
| Priority date | Aug 30, 2012 |
| Publication date | Jan 13, 2015 |
| Grant date | Jan 13, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic device includes a sidewall, a circuit board arranged on the sidewall, an electronic component set on a side of the circuit board opposite to the sidewall, and a heat dissipation assembly connected between the sidewall and the circuit board.
Opening claim text (preview).
What is claimed is: 1. An electronic device, comprising: a sidewall; a circuit board mounted on the sidewall and spaced from the sidewall, the circuit board comprising: traces; and two elongated heat conduction bars embedded in and exposed through a bottom of the circuit board; an electronic component set on a side of the circuit board opposite to the sidewall, two elongated heat conduction bars are respectively located at opposite sides of the electronic component and ar…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.