Integrated chip and manufacturing method therefor, and full-color integrated chip and display panel
US-12183868-B2 · Dec 31, 2024 · US
US8933434B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8933434-B2 |
| Application number | US-201313897508-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 20, 2013 |
| Priority date | May 20, 2013 |
| Publication date | Jan 13, 2015 |
| Grant date | Jan 13, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A vertical stack including a p-doped GaN portion, a multi-quantum-well, and an n-doped GaN portion is formed on an insulator substrate. The p-doped GaN portion may be formed above, or below, the multi-quantum-well. A dielectric material liner is formed around the vertical stack, and is patterned to physically expose a top surface of the p-doped GaN portion. A selective low temperature epitaxy process is employed to deposit a semiconductor material including at least one elemental semiconductor material on the physically exposed surfaces of the p-doped GaN portion, thereby forming an elemental semiconductor material portion. Metallization is performed on a portion of the elemental semiconductor material portions to form an electrical contact structure that provides effective electrical contact to the p-doped GaN portion through the elemental semiconductor material portion. The elemental semiconductor material portion spreads electrical current between the electrical contact structure and the p-doped GaN portion.
Opening claim text (preview).
What is claimed is: 1. A semiconductor structure comprising: a vertical stack located on a substrate, said vertical stack comprising, from bottom to top: a first GaN portion having a doping of a first conductivity type, a multi-quantum well located on said first GaN portion, and a second GaN portion located on said multi-quantum well and having a doping of a second conductivity type that is the opposite of said first conductivity type, wherein one of said first…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.