Deferred inter-processor interrupts
US-9208113-B2 · Dec 8, 2015 · US
Distribution of tasks among asymmetric processing elements
US8930722B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8930722-B2 |
| Application number | US-38021009-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 25, 2009 |
| Priority date | Feb 29, 2008 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Techniques to control power and processing among a plurality of asymmetric processing elements are disclosed. In one embodiment, one or more asymmetric processing elements are power managed to migrate processes or threads among a plurality of processing elements according to the performance and power needs of the system.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus comprising: at least two processing elements having different performance capabilities and power consumption properties, wherein the first one of the at least two processing elements has a first instruction set architecture and the second one of the at least two processing elements has a second instruction set architecture different from the first instruction set architecture; logic to determine whether instructions running on a first one of t…
Assignees
Inventors
Classifications
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8930722B2 cover?
- Techniques to control power and processing among a plurality of asymmetric processing elements are disclosed. In one embodiment, one or more asymmetric processing elements are power managed to migrate processes or threads among a plurality of processing elements according to the performance and power needs of the system.
- Who is the assignee on this patent?
- Sprangle Eric, Carmean Doug, Kumar Rajesh, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F1/3293. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).