Vector processor with vector and element reduction method
US-2024004647-A1 · Jan 4, 2024 · US
Handling media streams in a programmable bit processor
US8930682B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8930682-B2 |
| Application number | US-96981210-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 16, 2010 |
| Priority date | Dec 16, 2010 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In one embodiment, the present invention is directed to a bit processor that includes an execution unit to, responsive to an instruction for access of data of a first bit width, access data of a second bit width, the second bit width having a different number of bits than the first bit width when some of the data accessed includes non-stream data. Other embodiments are described and claimed.
First claim
Opening claim text (preview).
What is claimed is: 1. A method comprising: receiving stream data of a first width in an execution unit of a processor from a stream buffer coupled to the execution unit; processing the stream data responsive to an instruction to process data of the first width, wherein the instruction prescribes the first width; determining whether the stream data includes header data, and if so receiving additional stream data from the stream buffer and processing the additional stream data…
Assignees
Inventors
Classifications
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F9/345Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8930682B2 cover?
- In one embodiment, the present invention is directed to a bit processor that includes an execution unit to, responsive to an instruction for access of data of a first bit width, access data of a second bit width, the second bit width having a different number of bits than the first bit width when some of the data accessed includes non-stream data. Other embodiments are described and claimed.
- Who is the assignee on this patent?
- Gutierrez Raul, Kareenahalli Suryaprasad, Nemiroff Daniel, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F9/345. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).