Synchronizing updates of page table status indicators in a multiprocessing environment
US-2015347306-A1 · Dec 3, 2015 · US
Multiprocessor using a shared virtual memory and method of generating a translation table
US8930672B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8930672-B2 |
| Application number | US-201113074999-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 29, 2011 |
| Priority date | Oct 8, 2010 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A multiprocessor using a shared virtual memory (SVM) is provided. The multiprocessor includes a plurality of processing cores and a memory manager configured to transform a virtual address into a physical address to allow a processing core to access a memory region corresponding to the physical address.
First claim
Opening claim text (preview).
What is claimed is: 1. A multiprocessor including a plurality of processing cores that use a shared virtual memory (SVM), the multiprocessor comprising: the plurality of processing cores, each of the processing cores comprising: a local store that is not shared with the other processing cores; and a memory manager configured to generate a table comprising a plurality of page descriptors with different levels, the table indicating whether one of a plurality of pages of the SVM i…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G06F12/1072Primary
Physics · mapped topic
Cross-Sectional Technologies · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8930672B2 cover?
- A multiprocessor using a shared virtual memory (SVM) is provided. The multiprocessor includes a plurality of processing cores and a memory manager configured to transform a virtual address into a physical address to allow a processing core to access a memory region corresponding to the physical address.
- Who is the assignee on this patent?
- Jang Choon-Ki, Lee Jaejin, Ryu Soo-Jung, and 6 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/1072. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).