System control using sparse data
US-12072810-B2 · Aug 27, 2024 · US
Logical address offset in response to detecting a memory formatting operation
US8930671B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8930671-B2 |
| Application number | US-201414184876-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 20, 2014 |
| Priority date | Jan 21, 2009 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The present disclosure includes methods, devices, and systems for a logical address offset. One method embodiment includes detecting a memory unit formatting operation. Subsequently, in response to detecting the formatting operation, the method includes inspecting format information on the memory unit, calculating a logical address offset, and applying the offset to a host logical address.
First claim
Opening claim text (preview).
What is claimed is: 1. A method, comprising: detecting a memory unit formatting operation that is initiated across a host interface of a memory unit and that formats the memory unit with a file system; operating the memory unit with a default logical address offset or an existing saved logical address offset prior to detecting the memory unit formatting operation; and calculating a new logical address offset in response to detecting the formatting operation, wherein the new lo…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G06F12/06Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8930671B2 cover?
- The present disclosure includes methods, devices, and systems for a logical address offset. One method embodiment includes detecting a memory unit formatting operation. Subsequently, in response to detecting the formatting operation, the method includes inspecting format information on the memory unit, calculating a logical address offset, and applying the offset to a host logical address.
- Who is the assignee on this patent?
- Micron Technology Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F12/06. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).