Processor and memory communication in a stacked memory system
US-2024411709-A1 · Dec 12, 2024 · US
Method for setting parameters and determining latency in a chained device system
US8930593B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8930593-B2 |
| Application number | US-27606108-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 21, 2008 |
| Priority date | Nov 26, 2007 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A storage system and method for setting parameters and determining latency in a chained device system. Storage nodes store information and the storage nodes are organized in a daisy chained network. At least one of one of the storage nodes includes an upstream communication buffer. Flow of information to the storage nodes is based upon constraints of the communication buffer within the storage nodes. In one embodiment, communication between the master controller and the plurality storage nodes has a determined maximum latency.
First claim
Opening claim text (preview).
What is claimed is: 1. A storage system comprising: a plurality of storage nodes for storing information wherein said plurality of storage nodes are organized in a chained network and at least one of said plurality of storage nodes includes an upstream communication buffer; and a master controller for controlling flow to said plurality of storage nodes based upon constraints of said upstream communication buffer within said plurality of storage nodes, wherein a communication of…
Assignees
Inventors
Classifications
- G06F13/1673Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8930593B2 cover?
- A storage system and method for setting parameters and determining latency in a chained device system. Storage nodes store information and the storage nodes are organized in a daisy chained network. At least one of one of the storage nodes includes an upstream communication buffer. Flow of information to the storage nodes is based upon constraints of the communication buffer within the storage …
- Who is the assignee on this patent?
- Miura Seiji, Isaac Roger Dwain, Spansion Llc
- What technology area does this patent fall under?
- Primary CPC classification G06F13/1673. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).