Flash memory controller and associated control method
US-2024377989-A1 · Nov 14, 2024 · US
Multipath load balancing optimizations for alua storage systems
US8930592B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8930592-B2 |
| Application number | US-201313766605-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 13, 2013 |
| Priority date | Feb 13, 2013 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Techniques for performing I/O load balancing are provided. In one embodiment, a computer system can receive an I/O request destined for a storage array, where the computer system is communicatively coupled with the storage array via a plurality of paths, and where the plurality of paths include a set of optimized paths and a set of unoptimized paths. The computer system can further determine whether the I/O request can be transmitted to the storage array via either an optimized path or an unoptimized path, or solely via an optimized path. The computer system can then select a path in the plurality of paths based on the determination and transmit the I/O request to the storage array via the selected path.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for performing I/O load balancing, the method comprising: receiving, by a computer system, I/O requests destined for a storage array, the computer system being communicatively coupled with the storage array via a plurality of paths, the plurality of paths including a set of optimized paths and a set of unoptimized paths; determining, by the computer system, whether the I/O requests can be load balanced across both the set of optimized paths and th…
Assignees
Inventors
Classifications
- G06F3/0613Primary
Physics · mapped topic
- G06F3/061Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8930592B2 cover?
- Techniques for performing I/O load balancing are provided. In one embodiment, a computer system can receive an I/O request destined for a storage array, where the computer system is communicatively coupled with the storage array via a plurality of paths, and where the plurality of paths include a set of optimized paths and a set of unoptimized paths. The computer system can further determine wh…
- Who is the assignee on this patent?
- Vmware Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F3/0613. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).