Memory devices having source lines directly coupled to body regions and methods
US-2024386966-A1 · Nov 21, 2024 · US
US8929151B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8929151-B2 |
| Application number | US-201414313155-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 24, 2014 |
| Priority date | Jun 21, 2012 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A flash memory device may include two or more flash memory cells organized as a NAND string in a block of flash memory cells, and flash cells, coupled to the NAND string at opposite ends, to function as select gates. The flash memory device may be capable of providing information related to a voltage threshold of the select gates to a flash controller, erasing the flash cells that function as select gates in response to a select gate erase command, and programming the flash cells that function as select gates in response to a select gate program command. A flash controller may be coupled to the flash memory device, and is capable of sending the select gate erase commend to the flash memory device if the information provided by the flash memory device indicates that the voltage threshold of at least one of the select gates is above a predetermined voltage level, and sending the select gate program command to the flash memory device if the information provided by the flash memory device indicates that the voltage threshold of at least one of the select gates is outside of a predetermined voltage range.
Opening claim text (preview).
What is claimed is: 1. A method to manage a memory device comprising: sending a select gate erase command to a memory device to erase select gates in a block of the memory device if an indication that a voltage threshold of the select gates is above a predetermined voltage level is received; sending a select gate program command to the memory device to program the select gates in the block of the memory device if a first indication that the voltage threshold of the select gates…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.