Semiconductor device and method for forming a sram memory cell structure
US-2024179884-A1 · May 30, 2024 · US
US8929115B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8929115-B2 |
| Application number | US-201113307167-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 30, 2011 |
| Priority date | Nov 30, 2011 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A ternary content addressable memory (TCAM) is formed by TCAM cells that are arranged in an array. Each TCAM cell includes a first and second SRAM cells and a comparator. The SRAM cells predominantly in use have a horizontal topology with a rectangular perimeter defined by longer and shorter side edges. The match lines for the TCAM extend across the array, and are coupled to TCAM cells along an array column. The bit lines extend across the array, and coupled to TCAM cells along an array row. Each match line is oriented in a first direction (the column direction) that is parallel to the shorter side edge of the horizontal topology layout for the SRAM cells in each CAM cell. Each bit line is oriented in a second direction (the row direction) that is parallel to the longer side edge of the horizontal topology layout for the SRAM cells in each CAM cell.
Opening claim text (preview).
What is claimed is: 1. A content addressable memory (CAM), comprising: a plurality of CAM cells arranged in an array including columns and rows; each CAM cell comprising a first SRAM cell, a second SRAM cell and a comparator circuit, the first and second SRAM cells having a horizontal topology layout with a longer side edge and a shorter side edge; a plurality of match lines, each match line extending across the array and coupled to plural CAM cells, each match line oriented in…
Electricity · mapped topic
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.