Magnetic disk device and reference pattern writing method of the same
US-2024079028-A1 · Mar 7, 2024 · US
US8929017B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8929017-B2 |
| Application number | US-201113316953-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 12, 2011 |
| Priority date | Dec 12, 2011 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is discussed that includes: an equalizer circuit, a signal to noise ratio calculation circuit, and a parameter adjustment circuit. The equalizer circuit is operable to equalize a data input to yield an equalized output. The signal to noise ratio calculation circuit is operable to calculate a signal to noise ratio of the equalized output based at least in part on a noise power derived from the equalized output. The parameter adjustment circuit is operable to adjust a parameter based at least in part on the signal to noise ratio.
Opening claim text (preview).
What is claimed is: 1. A data processing system, the data processing system comprising: an equalizer circuit operable to equalize a data input to yield an equalized output; a signal to noise ratio calculation circuit operable to calculate a signal to noise ratio of the equalized output based at least in part on a noise power derived from the equalized output; a parameter adjustment circuit operable to adjust a parameter based at least in part on the signal to noise ratio; and a noise predictive filter circuit including a parameter input coupled to the parameter adjustment circuit and operable to receive the parameter, and a signal input coupled to the equalizer circuit and operable to receive the equalized output, and wherein the noise predictive filter circuit is operable to filter the equalized output to yield a filtered output, wherein operation of the noise predictive filter circuit is governed at least in part by the parameter. 2. The data processing system of claim 1 , wherein the parameter is a first parameter, wherein the parameter adjustment circuit is further operable to adjust a second parameter based at least in part on the signal to noise ratio, and wherein the data processing system further comprises: a data detection circuit operable to apply a data detection algorithm to the filtered output, wherein operation of the data detection circuit is governed at least in part by the second parameter. 3. The data processing system of claim 1 , wherein the data processing system further comprises: a data detection circuit operable to apply a data detection algorithm to a signal derived from the equalized output to yield a detected output, wherein operation of the noise predictive filter circuit is governed at least in part by the parameter. 4. The data processing system of claim 3 , wherein the data detection algorithm is selected from a group consisting of: a Viterbi data detection algorithm, and a maximum a posteriori data detection algorithm. 5. The data processing system of claim 1 , wherein the system is implemented as part of a device selected from a group consisting of: a storage device and a receiving device. 6. The data processing system of claim 1 , wherein the data processing system is implemented as part of an integrated circuit. 7. The data processing system of claim 1 , wherein the signal to noise ratio calculation circuit operable to calculate a series of error values as a difference between corresponding instances of an ideal output and the equalized output, and wherein the noise power is a sum of the square of each of the series of error values. 8. The data processing circuit of claim 7 , wherein the ideal output is calculated from a known data input by summing a series of products of target values and instances of the known data input. 9. The data processing circuit of claim 7 , wherein the data processing system further comprises: a data detection circuit operable to apply a data detection algorithm to a signal derived from the equalized output to yield a detected output, wherein operation of the noise predictive filter circuit is governed at least in part by the parameter; and wherein the ideal output is calculated from the detected output by summing a series of products of target values and instances of the detected output. 10. The data processing circuit of claim 7 , wherein a signal power is calculated based upon a signal output selected from a group consisting of: the equalized output, and the ideal output. 11. The data processing circuit of claim 10 , wherein the signal power is calculated by summing a square of each of a series of instances of the signal output. 12. The data processing circuit of claim 11 , wherein the signal to noise ratio is calculated as a ratio of the signal power to the noise power. 13. A method for data processing, the method comprising: equalizing a data input to yield an equalized output; calculating a signal to noise ratio of the equalized output based at least in part on a noise power derived from the equalized output; and adjusting a parameter of a data processing system based at least in part on the signal to noise ratio; and providing a noise predictive filter circuit including a parameter input coupled to the parameter adjustment circuit and operable to receive the parameter, and a signal input coupled to the equalizer circuit and operable to receive the equalized output, and wherein the noise predictive filter circuit is operable to filter the equalized output to yield a filtered output, wherein operation of the noise predictive filter circuit is governed at least in part by the parameter. 14. The method of claim 13 , wherein the parameter is a first parameter, wherein the data processing system further comprises: a data detection circuit operable to apply a data detection algorithm to the filtered output, wherein operation of the data detection circuit is governed at least in part by the second parameter; and wherein the method further comprises: adjusting the parameter of the data processing system based at least in part on the signal to noise ratio. 15. The method of claim 13 , wherein calculating the signal to noise ratio of the equalized output based at least in part on a noise power derived from the equalized output comprises: calculating a series of error values as a difference between corresponding instances of an ideal output and the equalized output, wherein the noise power is a sum of the square of each of the series of error values; calculating a signal power based upon a signal output selected from a group consisting of: the equalized output, and the ideal output; wherein the signal power is calculated by summing a square of each of a series of instances of the signal output; and calculating a ratio of the signal power to the noise power to yield the signal to noise ratio. 16. The method of claim 15 , wherein the method further comprises: applying a data detection algorithm to an equalized data set derived from the equalized output to yield a detected output, and wherein the ideal output is calculated based upon a source data set selected from a group consisting of: a known data set; and the detected output. 17. The method of claim 16 , wherein the ideal output is calculated by summing a series of products of target values and instances of the source data set. 18. A storage device, the storage device comprising: a storage medium; a head assembly disposed in relation to the storage medium and operable to provide a sensed signal corresponding to information on the storage medium; a read channel circuit including: an analog to digital converter circuit operable to sample an analog signal derived from the sensed signal to yield a series of digital samples; an equalizer circuit operable to equalize the series of digital samples to yield an equalized output; a signal to noise ratio calculation circuit operable to calculate a signal to noise ratio of the equalized output based at least in part on a noise power derived from the equalized output; a parameter adjustment circuit operable to adjust a parameter based at least in part on the signal to noise ratio; and a noise predictive filter circuit including a parameter input coupled to the parameter adjustment circuit and operable to receive the parameter, and a signal input coupled to the equalizer circuit and operable to receive the equalized output, and wherein the noise predictive filter circuit is operable to filter the equalized output to yield a filtered output, wherein operation of the noise predic
Digital recording · CPC title
Circuits (G11B5/59627 - G11B5/59688 take precedence) · CPC title
Equalising · CPC title
Gain control; Filters · CPC title
filtering or equalising, e.g. setting the tap weights of an FIR filter · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.