Integrated physical coding sublayer and forward error correction in networking applications
US-2015381312-A1 · Dec 31, 2015 · US
US8929014B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8929014-B2 |
| Application number | US-201313909973-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 4, 2013 |
| Priority date | Jun 4, 2013 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In one embodiment, a system for integrating data and header protection in tape recording includes a processor and logic adapted to: provide a data array organized in rows and columns, each row of the data array including four interleaved C1 codewords (CWI-4), add a header to each row of the data array, each header including a CWI-4 Designation (CWID) which indicates a location of the CWI-4 within the data array, calculate ECC parity for at least one C1 codeword in each of the headerized rows, and modify the headerized rows to include the ECC parity, wherein each modified row includes four interleaved codewords, at least one codeword being a C1′ codeword which includes ECC parity for a data portion of a C1 codeword and a portion of a header, wherein none of the CWIDs are split across multiple C1′ codewords in a single modified row.
Opening claim text (preview).
What is claimed is: 1. A system for integrating data and header protection in tape recording, the system comprising a processor and logic integrated with and/or executable by the processor, the logic being adapted to: provide a data array organized in rows and columns, each row of the data array comprising four interleaved C1 codewords (CWI-4); add a header to each row of the data array to form headerized rows, each header comprising a CWI-4 Designation (CWID) which indicates a…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.