D-type flip-flop and clock generating circuit
US-2015358004-A1 · Dec 10, 2015 · US
Methods of controlling clocks in system on chip including function blocks, systems on chips and semiconductor systems including the same
US8928385B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8928385-B2 |
| Application number | US-201213687637-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 28, 2012 |
| Priority date | Dec 12, 2011 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A system-on-chip includes a clock controller configured to decrease an operating frequency of at least one function block based on a change in an operating state of the at least one function block from an active state to an idle state. In a method of operating a system-on-chip including at least one function block, an operating frequency of the at least one function block is decreased based on a change in an operating state of the at least one function block from an active state to an idle state. The decreased operating frequency is greater than zero.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of operating a system-on-chip including at least one function block, the method comprising: decreasing an operating frequency of the at least one function block in response to a change in an operating state of the at least one function block from an active state to an idle state, the decreased operating frequency being greater than zero; increasing the operating frequency of the at least one function block in response to a change in the operating…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- H03K21/00Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8928385B2 cover?
- A system-on-chip includes a clock controller configured to decrease an operating frequency of at least one function block based on a change in an operating state of the at least one function block from an active state to an idle state. In a method of operating a system-on-chip including at least one function block, an operating frequency of the at least one function block is decreased based on …
- Who is the assignee on this patent?
- Kim Dong Keun, Kwon Sun Cheol, Kim Si Young, and 3 more
- What technology area does this patent fall under?
- Primary CPC classification H03K21/00. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).